Recently, the gate-to-body tunneling current in PD/SOI de-vice resulting from the electron tunneling from the'valence band (EVB) [1] has been shown to charge/discharge the floating-body, thus chinging the body voltage and Vr and affecting circuit op-erations [2, 3]. In this paper, we present a detailed study on the effect of gate-to-body tunneling current on PD/SOI CMOS circuits in a 1.5 V, 0.18 The body voltage of the pMOS is determined by the balance of the forward-biased drain-to-b ody and source-to-body currents (both flow into the body) and the body-to-gate tunneling current (which flows out of the body). When the inverter starts switching, because of the "slightly weaker" nMOS and "stronger" pMOS, the input-rise delay slows down while the input-fall delay speeds up (compared with the case when there is no gate-to-body tunneling current). The complementary situations hold for the case with the input initially at "High" (Fig. 2(b) ). For this case, due to the "stronger" nMOS and "slightly weaker" pMOS, the input-rise delay speeds up while the input-fall delay slows do*1.
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